



The diagram illustrates a 16-bit bus architecture. The bus is divided into two 8-bit segments. The top segment contains FFL and BMT, with a width of 18. The bottom segment contains SFL, FFL, and BMT, with a width of 22. The bus is labeled 'WDK' and 'OFF'.